Pages that link to "Item:Q1339115"
From MaRDI portal
The following pages link to A graph partitioning heuristic for the parallel pseudo-exhaustive logical test of VLSI combinational circuits (Q1339115):
Displaying 4 items.
- An adaptive heuristic algorithm for VLSI test vectors selection (Q1042192) (← links)
- A graph partitioning heuristic for the parallel pseudo-exhaustive logical test of VLSI combinational circuits (Q1339115) (← links)
- A mixed heuristic for circuit partitioning (Q1856364) (← links)
- Graph partitioning applied to the logic testing of combinational circuits (Q1900143) (← links)