Pages that link to "Item:Q2574078"
From MaRDI portal
The following pages link to High speed FPGA-based implementations of delayed-LMS filters (Q2574078):
Displaying 5 items.
- Implementation of the least-squares lattice with order and forgetting factor estimation for FPGA (Q939627) (← links)
- Pipelining the adaptive decision feedback equalizer with zero latency (Q948330) (← links)
- Power efficient folding of pipelined LMS adaptive filters with applications to wireline digital communications (Q1584049) (← links)
- Multidimensional DSP core synthesis for FPGA (Q2432185) (← links)
- Design and performance analysis of LMS algorithm based adaptive filter embedded with CFAR detector under non-homogeneous clutter scenarios (Q2830847) (← links)
