Pages that link to "Item:Q2985389"
From MaRDI portal
The following pages link to Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation (Q2985389):
Displaying 4 items.
- Achieving optimal CRCW PRAM fault-tolerance (Q1182119) (← links)
- (Q4583743) (← links)
- An integrated fault estimation and fault tolerant control method using <i>H</i><sub><i>∞</i></sub>‐based adaptive observers (Q5000716) (← links)
- A multilayer neural-network-based fault estimation and fault tolerant control scheme for uncertain system (Q6646947) (← links)