Pages that link to "Item:Q3314988"
From MaRDI portal
The following pages link to Nearly on-line scheduling of multiprocessor systems with memories (Q3314988):
Displaying 7 items.
- UET-scheduling with constrained processor allocations (Q1185984) (← links)
- UET-scheduling with chain-type precedence constraints (Q1919973) (← links)
- Computation scheduling in multiprocessor real-time automatic control systems with constrained processor memory (Q2487495) (← links)
- Bandwidth-Aware On-Line Scheduling in SMT Multicores (Q2985617) (← links)
- Benefits of speedup knowledge in memory-constrained multiprocessor scheduling (Q3122417) (← links)
- Preemptive Scheduling of a Multiprocessor System with Memories to Minimize Maximum Lateness (Q3340134) (← links)
- On-Line Scheduling of Imprecise Computations to Minimize Error (Q4714561) (← links)