Pages that link to "Item:Q3506369"
From MaRDI portal
The following pages link to Implementation of the AES-128 on Virtex-5 FPGAs (Q3506369):
Displaying 8 items.
- Resource efficient implementation of \(T\)-boxes in AES on virtex-5 FPGA (Q656579) (← links)
- Spin me right round rotational symmetry for FPGA-specific AES: extended version (Q2188965) (← links)
- (Q4536214) (← links)
- (Q4536216) (← links)
- Architectures and VLSI implementations of the AES-Proposal Rijndael (Q4571240) (← links)
- (Q4786104) (← links)
- Very Short Critical Path Implementation of AES with Direct Logic Gates (Q4912402) (← links)
- A Micro-Controller Implementation of a Fialka M-125 Based Stream Cipher (Q5176881) (← links)