Pages that link to "Item:Q958348"
From MaRDI portal
The following pages link to Designing reliable and efficient networks on chips (Q958348):
Displaying 10 items.
- Fault tolerant routing algorithm based on the artificial potential field model in network-on-chip (Q613254) (← links)
- Reliability assessment of networks-on-chip based on analytical models (Q621467) (← links)
- Fault-aware communication mapping for noCs with guaranteed latency (Q885017) (← links)
- Design of reliable networks (Q1201852) (← links)
- A probabilistic spatial distribution model for wire faults in parallel network-on-chip links (Q1665614) (← links)
- Developing a power-efficient and low-cost 3D NoC using smart GALS-based vertical channels (Q1953823) (← links)
- Scaling up livelock verification for network-on-chip routing algorithms (Q2152663) (← links)
- Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms (Q2371983) (← links)
- HIBI communication network for system-on-chip (Q2432184) (← links)
- Optimizing Data Intensive Flows for Networks on Chips (Q5087092) (← links)
