Timed verification of the generic architecture of a memory circuit using parametric timed automata (Q1028737)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Timed verification of the generic architecture of a memory circuit using parametric timed automata |
scientific article; zbMATH DE number 5576075
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Timed verification of the generic architecture of a memory circuit using parametric timed automata |
scientific article; zbMATH DE number 5576075 |
Statements
Timed verification of the generic architecture of a memory circuit using parametric timed automata (English)
0 references
6 July 2009
0 references
memory circuit
0 references
timed automata
0 references
model checking
0 references
0 references
