Implementation and performance of a binary lattice gas algorithm on parallel processor systems (Q1112683)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Implementation and performance of a binary lattice gas algorithm on parallel processor systems |
scientific article; zbMATH DE number 4079056
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Implementation and performance of a binary lattice gas algorithm on parallel processor systems |
scientific article; zbMATH DE number 4079056 |
Statements
Implementation and performance of a binary lattice gas algorithm on parallel processor systems (English)
0 references
1989
0 references
We study the performance of a lattice gas binary algorithm on a ``real arithmetic'' machine, a 32 processor INTEL iPSC hypercube. The implementation is based on so-called multi-spin coding techniques. From the measured performance we extrapolate to larger and more powerful parallel systems. Comparisons are made with ``bit'' machines, such as the parallel connection machine.
0 references
lattice gas binary algorithm
0 references
``real arithmetic'' machine
0 references
32 processor INTEL iPSC hypercube
0 references
multi-spin coding techniques
0 references
