Technology mapping and placement for delay-minimization in LUT-based FPGA design (Q1288423)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Technology mapping and placement for delay-minimization in LUT-based FPGA design |
scientific article; zbMATH DE number 1286625
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Technology mapping and placement for delay-minimization in LUT-based FPGA design |
scientific article; zbMATH DE number 1286625 |
Statements
Technology mapping and placement for delay-minimization in LUT-based FPGA design (English)
0 references
11 May 1999
0 references
FPGA
0 references
minimum delay mapped circuit
0 references
