A design of fast pipelined modular multiplier based on a diminished-radix algorithm (Q1312101)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A design of fast pipelined modular multiplier based on a diminished-radix algorithm |
scientific article; zbMATH DE number 488168
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A design of fast pipelined modular multiplier based on a diminished-radix algorithm |
scientific article; zbMATH DE number 488168 |
Statements
A design of fast pipelined modular multiplier based on a diminished-radix algorithm (English)
0 references
24 February 1994
0 references
computer arithmetic
0 references
VLSI
0 references
modular exponentiation
0 references
modular- multiplication
0 references
CMOS
0 references
