Effective use of Boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors. (Q1426130)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Effective use of Boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors. |
scientific article; zbMATH DE number 2056553
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Effective use of Boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors. |
scientific article; zbMATH DE number 2056553 |
Statements
Effective use of Boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors. (English)
0 references
14 March 2004
0 references
SAT-checkers
0 references
decision diagrams
0 references
equality with uninterpreted functions and memories
0 references
0 references
