Fault-tolerant control strategy for neutral-point-clamped three-level inverter (Q1629532)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Fault-tolerant control strategy for neutral-point-clamped three-level inverter |
scientific article; zbMATH DE number 6992147
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Fault-tolerant control strategy for neutral-point-clamped three-level inverter |
scientific article; zbMATH DE number 6992147 |
Statements
Fault-tolerant control strategy for neutral-point-clamped three-level inverter (English)
0 references
12 December 2018
0 references
Summary: A fault-tolerant control technique is discussed for the Neutral-Point-Clamped (NPC) three-level inverter, which ensures that the NPC inverter operates normally even under device failures. A two-level leg is added to the NPC inverter; when the device open circuit fault occurs, the load of this faulty phase is connected to the neutral point of this two-level leg through the bidirectional thyristors. An improved Space Vector Pulse Width Modulation (SVPWM) strategy called ``addition and subtraction substitution SVPWM'' is proposed to effectively suppress fluctuation in capacitor neutral-point voltages by readjusting the sequence and action time of voltage vectors. The fault-tolerant topology in this paper has the advantages of fewer switching devices and lower circuit costs. Experimental results show that the proposed fault-tolerant system can operate in balance of capacitor neutral-point voltages at full output power and the reliability of the inverter is greatly enhanced.
0 references
fault-tolerant control
0 references
three-level inverter
0 references