Simultaneous fault detection and control for discrete-time systems via a switched scheme (Q1666722)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Simultaneous fault detection and control for discrete-time systems via a switched scheme |
scientific article; zbMATH DE number 6927367
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Simultaneous fault detection and control for discrete-time systems via a switched scheme |
scientific article; zbMATH DE number 6927367 |
Statements
Simultaneous fault detection and control for discrete-time systems via a switched scheme (English)
0 references
27 August 2018
0 references
Summary: This paper is concerned with the problem of simultaneous fault detection and control for linear systems with a switched scheme. The switched detector/controller is designed simultaneously and generates two signals such that it provides fault tolerance, especially including ``destabilizing failure'' meanwhile, it generates the residual signal to alarm the fault. When the faults are detected, the detector/controller is switched to reduce the effect of the faults. When the faults are removed, the detector/controller is switched to the original detector/controller to guarantee the control objective. In addition, it has time delay in detection of the faults; then the time-driven switching strategy for asynchronous case is included. Thus a mixed switching strategy is proposed. A two-step procedure is adopted to obtain the solutions through satisfying a set of linear matrix inequalities. Finally, an example is provided to demonstrate the effectiveness of the proposed design method.
0 references
0 references
0 references
0 references
0 references
0 references
0 references
0 references
0.99334884
0 references
0.9577553
0 references
0.9557985
0 references
0.9323259
0 references
0.9318931
0 references
0.9271851
0 references
0.9238646
0 references
0.92350286
0 references