Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture (Q1953829)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture |
scientific article; zbMATH DE number 6173961
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture |
scientific article; zbMATH DE number 6173961 |
Statements
Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture (English)
0 references
11 June 2013
0 references
three-dimensional Networks-on-Chip
0 references
bus
0 references
network topology
0 references
inter-layer communication
0 references
