Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture (Q3600122)
From MaRDI portal
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture |
scientific article |
Statements
Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture (English)
0 references
10 February 2009
0 references
