Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT (Q4572917)
From MaRDI portal
scientific article; zbMATH DE number 6905757
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT |
scientific article; zbMATH DE number 6905757 |
Statements
Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT (English)
0 references
18 July 2018
0 references
