Efficient Design-for-Test Approach for Networks-on-Chip (Q4627001)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Efficient Design-for-Test Approach for Networks-on-Chip |
scientific article; zbMATH DE number 7033460
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Efficient Design-for-Test Approach for Networks-on-Chip |
scientific article; zbMATH DE number 7033460 |
Statements
Efficient Design-for-Test Approach for Networks-on-Chip (English)
0 references
7 March 2019
0 references
