An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis (Q5007770)
From MaRDI portal
scientific article; zbMATH DE number 7385722
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis |
scientific article; zbMATH DE number 7385722 |
Statements
An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis (English)
0 references
26 August 2021
0 references
