A Bandwidth Reservation Mechanism for AXI-based Hardware Accelerators on FPGAs (Q5089116)
From MaRDI portal
scientific article; zbMATH DE number 7559348
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A Bandwidth Reservation Mechanism for AXI-based Hardware Accelerators on FPGAs |
scientific article; zbMATH DE number 7559348 |
Statements
18 July 2022
0 references
scheduling
0 references
real time systems
0 references
dual priority
0 references
A Bandwidth Reservation Mechanism for AXI-based Hardware Accelerators on FPGAs (English)
0 references
