Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System (Q5274562)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System |
scientific article; zbMATH DE number 6743781
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System |
scientific article; zbMATH DE number 6743781 |
Statements
Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System (English)
0 references
12 July 2017
0 references
