FPGA Designs with Optimized Logarithmic Arithmetic (Q5280741)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: FPGA Designs with Optimized Logarithmic Arithmetic |
scientific article; zbMATH DE number 6753301
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | FPGA Designs with Optimized Logarithmic Arithmetic |
scientific article; zbMATH DE number 6753301 |
Statements
FPGA Designs with Optimized Logarithmic Arithmetic (English)
0 references
27 July 2017
0 references
