A generic dual core architecture with error containment (Q5478928)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A generic dual core architecture with error containment |
scientific article; zbMATH DE number 5041009
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A generic dual core architecture with error containment |
scientific article; zbMATH DE number 5041009 |
Statements
14 July 2006
0 references
dual core
0 references
error detection
0 references
self-checking checker
0 references
common mode failure
0 references
fail-silent processor
0 references
0.649469256401062
0 references
0.6376487016677856
0 references
0.6354286670684814
0 references