A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic (Q6099635)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic |
scientific article; zbMATH DE number 7699451
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic |
scientific article; zbMATH DE number 7699451 |
Statements
20 June 2023
0 references
memory scheduling
0 references
PLIM
0 references
FPGA
0 references
memory management
0 references
bandwidth regulation
0 references
memguard
0 references
coloring
0 references
bank partitioning
0 references
real-time
0 references
multicore
0 references
safety-critical
0 references
A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic (English)
0 references
0.9053134
0 references
0.88374615
0 references
