An innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (SOC) (Q626595)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: An innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (SOC) |
scientific article; zbMATH DE number 5853217
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | An innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (SOC) |
scientific article; zbMATH DE number 5853217 |
Statements
An innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (SOC) (English)
0 references
18 February 2011
0 references
power gating
0 references
sleep transistor
0 references
leakage
0 references
ground bounce
0 references
system-on-a-chip
0 references
substrate noise
0 references
0.6842224597930908
0 references
0.6613082885742188
0 references
0.6567604541778564
0 references
