Verification of a multiprocessor cache protocol using simulation relations and higher-order logic (Q685110)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Verification of a multiprocessor cache protocol using simulation relations and higher-order logic |
scientific article; zbMATH DE number 417067
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Verification of a multiprocessor cache protocol using simulation relations and higher-order logic |
scientific article; zbMATH DE number 417067 |
Statements
Verification of a multiprocessor cache protocol using simulation relations and higher-order logic (English)
0 references
30 September 1993
0 references
