A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing (Q833427)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing |
scientific article; zbMATH DE number 5594100
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing |
scientific article; zbMATH DE number 5594100 |
Statements
A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing (English)
0 references
12 August 2009
0 references
activity network
0 references
circuit optimization
0 references
design centering
0 references
design for manufacture
0 references
design for yield
0 references
makespan
0 references
project network
0 references
robust optimization
0 references
statistical circuit design
0 references
0 references
0 references
0 references
0 references
0 references
0 references
