Naresh R. Shanbhag

Available identifiers

Publication	Date of Publication	Type
Embedded Algorithmic Noise-Tolerance for Signal Processing and Machine Learning Systems via Data Path Decomposition	2019-02-07	Paper
BER-Optimal Analog-to-Digital Converters for Communication Links	2018-07-18	Paper
Error-Resilient Low-Power Viterbi Decoder Architectures	2018-07-09	Paper
Computation as Estimation: A General Framework for Robustness and Energy Efficiency in SoCs	2018-07-09	Paper
Linear turbo equalization analysis via BER transfer and EXIT charts	2017-09-20	Paper
VLSI Architectures for Soft-Decision Decoding of Reed–Solomon Codes	2017-07-27	Paper
Soft N-Modular Redundancy	2017-07-12	Paper
A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes	2006-10-13	Paper
Total system energy minimization for wireless image transmission	2001-07-05	Paper
A pipelined adaptive differential vector quantizer for low-power speech coding applications	1994-02-07	Paper
A pipelined adaptive lattice filter architecture	1993-08-31	Paper
Some stability theorems for polygons of polynomials	1993-04-01	Paper

No records found.

Property	Value
MaRDI profile type	MaRDI person profile
instance of	human

This page was built for person: Naresh R. Shanbhag