Hsin-Yuan Tseng
From MaRDI portal
Person:5008399
Available identifiers
zbMath Open tseng.hsin-yuanMaRDI QIDQ5008399
List of research outcomes
 | This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon! |
| Publication | Date of Publication | Type |
|---|---|---|
| A 800 Mbps and 12.37 ps Jitter Bidirectional Mixed-Voltage I/O Buffer With Dual-Path Gate-Tracking Circuit | 2021-08-26 | Paper |
Research outcomes over time
This page was built for person: Hsin-Yuan Tseng
