Checking of combinational circuits basing on modification sum codes
From MaRDI portal
Publication:1003019
DOI10.1134/S0005117908080134zbMath1157.94379OpenAlexW2005092772MaRDI QIDQ1003019
V. B. Mekhov, Vl. V. Sapozhnikov, V. V. Sapozhnikov
Publication date: 26 February 2009
Published in: Automation and Remote Control (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1134/s0005117908080134
Related Items
New structures of the concurrent error detection systems for logic circuits ⋮ A modified summation code for organizing control of combinatorial circuits ⋮ Sum codes with efficient detection of twofold errors for organization of concurrent error-detection systems of logical devices
Cites Work
- Design of asynchronous finite automata with fault detection
- Study of combinational self-checking devices with independent and monotonic independent outputs
- Self-checking checkers for balanced codes
- Design of self-testing and self-checking combinational circuits with weakly independent outputs
- Checking combinational circuits by the method of logic complement
- A note on error detection codes for asymmetric channels
- A Self-Testing Group-Parity Prediction Checker and Its Use for Built-In Testing
