Parallel ILP for distributed-memory architectures
From MaRDI portal
Publication:1009328
DOI10.1007/s10994-008-5094-2zbMath1470.68105OpenAlexW2158220740WikidataQ57739941 ScholiaQ57739941MaRDI QIDQ1009328
Nuno A. Fonseca, Fernando Silva, Ashwin Srinivasan, Rui Camacho
Publication date: 31 March 2009
Published in: Machine Learning (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/s10994-008-5094-2
Learning and adaptive systems in artificial intelligence (68T05) Parallel algorithms in computer science (68W10) Logic programming (68N17)
Related Items (4)
Table space designs for implicit and explicit concurrent tabled evaluation ⋮ Parallel Logic Programming: A Sequel ⋮ Data and task parallelism in ILP using mapreduce ⋮ Threads and or-parallelism unified
Uses Software
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Randomised restarted search in ILP
- Pattern Recognition as Rule-Guided Inductive Inference
- 10.1162/153244304773936018
- 10.1162/153244304773936027
- Logic Programming
- Inductive Logic Programming
- Machine Learning: ECML 2004
- Inductive Logic Programming
- Parallel and sequential algorithms for data mining using inductive logic
This page was built for publication: Parallel ILP for distributed-memory architectures