An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system

DOI10.1016/J.COMPELECENG.2008.11.020zbMath1191.68224OpenAlexW2022106822MaRDI QIDQ1040952

Min He, Xiaolong Wu, Si-Qing Zheng

Publication date: 27 November 2009

Published in: Computers and Electrical Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.compeleceng.2008.11.020

zbMATH Keywords

sortingparallel computingparallel algorithmsoptical interconnection

Mathematics Subject Classification ID

Searching and sorting (68P10) Parallel algorithms in computer science (68W10) Computer system organization (68M99)

This page was built for publication: An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system