Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I
From MaRDI portal
Publication:1069666
zbMath0584.65006MaRDI QIDQ1069666
O. G. Smorodinova, V. G. Chachanidze, G. G. Asatiani
Publication date: 1985
Published in: Automation and Remote Control (Search for Journal in Brave)
Computation of special functions and constants, construction of tables (65D20) Exponential and trigonometric functions (33B10)
This page was built for publication: Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I