A VLSI architecture for performing finite field arithmetic with reduced table lookup

DOI10.1016/0024-3795(88)90167-XzbMath0638.68025OpenAlexW2067239066MaRDI QIDQ1099611

B. George

Publication date: 1988

Published in: Linear Algebra and its Applications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/0024-3795(88)90167-x

zbMATH Keywords

logalgorithmVLSI architectureChinese remainder theoremfinite field arithmeticantilogtable lookup

Mathematics Subject Classification ID

Symbolic computation and algebraic computation (68W30) Finite fields and commutative rings (number-theoretic aspects) (11T99)

Cites Work

• An improved algorithm for computing logarithms over<tex>GF(p)</tex>and its cryptographic significance (Corresp.)
• Unnamed Item
• Unnamed Item
• Unnamed Item

This page was built for publication: A VLSI architecture for performing finite field arithmetic with reduced table lookup