Polynomial division using left shift register

DOI10.1016/S0898-1221(98)00014-5zbMath0906.94014OpenAlexW2031676221MaRDI QIDQ1130425

Rana Barua, Palash Sarkar, Bimal K. Roy, Pabitra Pal Choudhury

Publication date: 20 August 1998

Published in: Computers \& Mathematics with Applications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/s0898-1221(98)00014-5

zbMATH Keywords

decodingcyclic codesencodingfinite field arithmeticleft shift registerpolynomial division circuitstandard basis multiplication

Mathematics Subject Classification ID

Algebraic coding theory; cryptography (number-theoretic aspects) (11T71) Shift register sequences and sequences over finite alphabets in information and communication theory (94A55) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Applications of design theory to circuits and networks (94C30) Decoding (94B35)

Cites Work

• VLSI Architectures for Computing Multiplications and Inverses in GF(2^m)
• Unnamed Item
• Unnamed Item

This page was built for publication: Polynomial division using left shift register