Multiprocessor design options and the silicon graphics S\(^2\)MP architecture.
From MaRDI portal
Publication:1299724
DOI10.1016/S0010-4655(97)00154-9zbMath1083.68542OpenAlexW2089743647MaRDI QIDQ1299724
Publication date: 3 November 1999
Published in: Computer Physics Communications (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/s0010-4655(97)00154-9
Cites Work
This page was built for publication: Multiprocessor design options and the silicon graphics S\(^2\)MP architecture.