A general model and generation of tests for interregister transfer control mechanisms in microprocessors
From MaRDI portal
Publication:1320748
zbMath0790.68012MaRDI QIDQ1320748
S. G. Sharshunov, B. Eh. Borisovets
Publication date: 18 May 1994
Published in: Automation and Remote Control (Search for Journal in Brave)
microprocessorstest patternsmicroprocessordiagnostic test constructioninterregister data transfer controltest synthesis
This page was built for publication: A general model and generation of tests for interregister transfer control mechanisms in microprocessors