Mapping uniform loop nests onto distributed memory architectures

DOI10.1016/0167-8191(94)90001-9zbMath0805.68019OpenAlexW2037978818MaRDI QIDQ1323636

Alain Darte, Yves Robert

Publication date: 1 June 1994

Published in: Parallel Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/0167-8191(94)90001-9

zbMATH Keywords

mappingpartitioningschedulingarray alignmentautomatic parallelizationloop transformationsdistributed-memory machinesuniform loop nests

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Related Items

Semi-automatic composition of loop transformations for deep parallelism and memory hierarchies ⋮ A consistent generation of pipeline parallelism and distribution of operations and data among processors ⋮ Some efficient solutions to the affine scheduling problem. I: One- dimensional time ⋮ Geometrical tools to map systems of affine recurrence equations on regular arrays