Implementation of matrix decomposition structures of 2-D digital filters via VLSI array processors

DOI10.1007/BF01183747zbMath0825.93214OpenAlexW2066255010MaRDI QIDQ1345180

B. G. Mertzios, Anastasios N. Venetsanopoulos

Publication date: 2 March 1995

Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/bf01183747

Mathematics Subject Classification ID

Filtering in stochastic control theory (93E11) Design techniques (robust design, computer-aided design, etc.) (93B51) Digital control/observation systems (93C62) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Cites Work

• Unnamed Item
• Unnamed Item
• Block decomposition structures for the fast modular implementation of two-dimensional digital filters
• VLSI array processors' block implementation of IIR digital filters
• Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition
• Pipeline interleaving and parallelism in recursive digital filters. II. Pipelined incremental block filtering
• FAST IMPLEMENTATION OF MULTIVARIABLE LINEAR SYSTEMS VIA VLSI ARRAY PROCESSORS
• A decomposition theorem and its implications to the design and realization of two-dimensional filters
• Effective Pipelining of Digital Systems

This page was built for publication: Implementation of matrix decomposition structures of 2-D digital filters via VLSI array processors