Mathematical Research Data Initiative
Main page
Recent changes
Random page
Help about MediaWiki
Create a new Item
Create a new Property
Create a new EntitySchema
Merge two items
In other projects
Discussion
View source
View history
Purge
English
Log in

A local-sparing design methodology for fault-tolerant multiprocessors

From MaRDI portal
Publication:1388972
Jump to:navigation, search

DOI10.1016/S0898-1221(97)00217-4zbMath0899.68013MaRDI QIDQ1388972

Shantanu Dutt, John P. Hayes

Publication date: 11 June 1998

Published in: Computers \& Mathematics with Applications (Search for Journal in Brave)


zbMATH Keywords

design methodologyfault-tolerant multiprocessorslocal-sparing designs


Mathematics Subject Classification ID

Computer system organization (68M99)





Cites Work

  • Unnamed Item
  • Unnamed Item
  • Unnamed Item
  • Unnamed Item
  • Optimal computation of prefix sums on a binary tree of processors
  • Designing fault-tolerant systems using automorphisms
  • Reconfigurable Tree Architectures Using Subtree Oriented Fault Tolerance
  • Parallel Matrix and Graph Algorithms
  • Parallel permutation and sorting algorithms and a new generalized connection network
  • A Graph Model for Fault-Tolerant Computing Systems
  • The Indirect Binary n-Cube Microprocessor Array
  • Wildcard dimensions, coding theory and fault-tolerant meshes and hypercubes
  • Optimization of Reduced Dependencies for Synchronous Sequential Machines




This page was built for publication: A local-sparing design methodology for fault-tolerant multiprocessors

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:1388972&oldid=13540505"
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information
MaRDI portal item
This page was last edited on 31 January 2024, at 15:50.
Privacy policy
About MaRDI portal
Disclaimers
Imprint
Powered by MediaWiki