Digit-serial complex-number multipliers on FPGAs
From MaRDI portal
Publication:1405468
DOI10.1023/A:1021197903170zbMath1039.68011OpenAlexW1787479024MaRDI QIDQ1405468
T. Sansaloni, Javier Valls, Keshab K. Parhi
Publication date: 25 August 2003
Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1023/a:1021197903170
This page was built for publication: Digit-serial complex-number multipliers on FPGAs