An efficient IDCT processor design for HDTV applications
From MaRDI portal
Publication:1405476
DOI10.1023/A:1021154120916zbMath1039.68020OpenAlexW1571050259MaRDI QIDQ1405476
Publication date: 25 August 2003
Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1023/a:1021154120916
cyclic convolutionHDTVadder-based implementationcommon sub-expression sharinginverse discrete cosine transform (IDCT)
Mathematical problems of computer architecture (68M07) Computer system organization (68M99) Numerical algorithms for specific classes of architectures (65Y10)
This page was built for publication: An efficient IDCT processor design for HDTV applications