High-level cache modeling for 2-D discrete wavelet transform implementations

DOI10.1023/A:1023244201750zbMath1039.68046OpenAlexW2133375613MaRDI QIDQ1405512

K. Masselos, Gauthier Lafruit, Jan Cornelis, Peter Schelkens, Yiannis Andreopoulos

Publication date: 25 August 2003

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1023244201750

zbMATH Keywords

cache memoriestheoretical modelingdiscrete wavelet transform implementations

Mathematics Subject Classification ID

Coding and information theory (compaction, compression, models of communication, encoding schemes, etc.) (aspects in computer science) (68P30)

This page was built for publication: High-level cache modeling for 2-D discrete wavelet transform implementations