Rijndael FPGA implementations utilising look-up tables

DOI10.1023/A:1023252403567zbMath1026.94536OpenAlexW1606110495MaRDI QIDQ1405520

John V. McCanny, Máire McLoone

Publication date: 25 August 2003

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1023252403567

zbMATH Keywords

encryptionAESFPGA implementationRijndael

Mathematics Subject Classification ID

Cryptography (94A60) Data encryption (aspects in computer science) (68P25)

Related Items (1)

Resource efficient implementation of \(T\)-boxes in AES on virtex-5 FPGA

This page was built for publication: Rijndael FPGA implementations utilising look-up tables