Matrix-vector multiplication on a fixed-size linear systolic array

DOI10.1016/S0898-1221(00)00231-5zbMath0960.65045OpenAlexW2090881718MaRDI QIDQ1591991

N. M. Novaković, Igor Ž. Milovanović, Mile K. Stojčev, Emina I. Milovanović

Publication date: 14 January 2001

Published in: Computers \& Mathematics with Applications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/s0898-1221(00)00231-5

zbMATH Keywords

bidirectional linear systolic arraymatrix-vector multiplication algorithmmemory interface subsystem

Mathematics Subject Classification ID

Related Items (1)

Synthesis of a unidirectional systolic array for matrix-vector multiplication

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Systolic designs for eigenvalue-eigenvector computations using matrix powers
• Array size anomaly of problem-size independent systolic arrays for matrix-vector multiplication
• Implementation of folding transformations on linear VSLI processor arrays
• VLSI processor array IPS cells
• A methodology for algorithm regularization and mapping into time-optimal VLSI arrays
• The design of optimal planar systolic arrays for matrix multiplication
• Designing of processor-time optimal systolic arrays for band matrix-vector multiplication
• Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays
• THE FASTEST MATRIX VECTOR MULTIPLICATION
• FOLDING TECHNIQUES FOR SYSTOLIC ITERATIONS

This page was built for publication: Matrix-vector multiplication on a fixed-size linear systolic array