Automatic intra-register vectorization for the Intel\(^\circledR\) architecture

DOI10.1023/A:1014230429447zbMath1014.68048OpenAlexW1495550651MaRDI QIDQ1604705

Milind Girkar, Xinmin Tian, Aart J. C. Bik, Paul M. Grey

Publication date: 8 July 2002

Published in: International Journal of Parallel Programming (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1014230429447

zbMATH Keywords

compilerSIMD

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20)

Related Items (2)

Semi-automatic composition of loop transformations for deep parallelism and memory hierarchies ⋮ Efficient SIMD optimization for media processors

This page was built for publication: Automatic intra-register vectorization for the Intel\(^\circledR\) architecture