A reduced-load equivalence for generalised processor sharing networks with long-tailed input flows

From MaRDI portal
Publication:1605049