Performance evaluation of FPGA-controlled DSTATCOM for load compensation

DOI10.1007/S13369-015-1878-4zbMath1391.94262OpenAlexW2218192409MaRDI QIDQ1639416

Selvan Manickavasagam Parvathy, Moorthi Sridharan, Venkatraman Kandadai, Deepa Kurup, Raja Pitchaimuthu

Publication date: 12 June 2018

Published in: Arabian Journal for Science and Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s13369-015-1878-4

zbMATH Keywords

FPGAinduction machinepower qualityvoltage source inverterVHDLDSTATCOM

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Uses Software

• STATCOM

This page was built for publication: Performance evaluation of FPGA-controlled DSTATCOM for load compensation