CMOS realization of all-positive pinched hysteresis loops
From MaRDI portal
Publication:1674964
DOI10.1155/2017/7863095zbMath1373.94954OpenAlexW2743937810MaRDI QIDQ1674964
B. J. Maundy, Costas Psychalinos, Ahmed S. Elwakil
Publication date: 26 October 2017
Published in: Complexity (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1155/2017/7863095
nonlinear circuitsall-positive pinched hysteresis loopcharge-controlled resistance (memristance)NMOS transistors
Related Items (1)
This page was built for publication: CMOS realization of all-positive pinched hysteresis loops