On minimising the maximum expected verification time

DOI10.1016/j.ipl.2017.02.001zbMath1422.68164OpenAlexW2583964271MaRDI QIDQ1675917

Igor Melatti, Annalisa Massini, Toni Mancini, Ivano Salvo, Federico Mari, Enrico Tronci

Publication date: 3 November 2017

Published in: Information Processing Letters (Search for Journal in Brave)

Full work available at URL: http://hdl.handle.net/11573/941556

zbMATH Keywords

formal verificationformal methodssoftware engineeringexplicit model checkingsystem-level formal verification

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Related Items (2)

MILP, Pseudo-Boolean, and OMT Solvers for Optimal Fault-Tolerant Placements of Relay Nodes in Mission Critical Wireless Networks* ⋮ On checking equivalence of simulation scripts

Uses Software

• C2e2

Cites Work

• Unnamed Item
• Unnamed Item
• Bayesian statistical model checking with application to Stateflow/Simulink verification
• Undecidability of Quantized State Feedback Control for Discrete Time Linear Hybrid Systems
• Symbolic-Numeric Reachability Analysis of Closed-Loop Control Software
• SyLVaaS: System Level Formal Verification as a Service*
• Tools and Algorithms for the Construction and Analysis of Systems
• On simulation-based probabilistic model checking of mixed-analog circuits

This page was built for publication: On minimising the maximum expected verification time