Masking AES with \(d+1\) shares in hardware
From MaRDI portal
Publication:1695972
DOI10.1007/978-3-662-53140-2_10zbMath1429.94056OpenAlexW2477136977MaRDI QIDQ1695972
Oscar Reparaz, Svetla Nikova, Thomas De Cnudde, Vincent Rijmen, Begül Bilgin, Ventzislav Nikov
Publication date: 14 February 2018
Full work available at URL: https://doi.org/10.1007/978-3-662-53140-2_10
Related Items (14)
Monomial evaluation of polynomial functions protected by threshold implementations -- with an illustration on AES -- extended version ⋮ Correlation power analysis and higher-order masking implementation of WAGE ⋮ Spin me right round rotational symmetry for FPGA-specific AES: extended version ⋮ Handcrafting: improving automated masking in hardware with manual optimizations ⋮ Energy consumption of protected cryptographic hardware cores. An experimental study ⋮ A Tale of Two Shares: Why Two-Share Threshold Implementation Seems Worthwhile—and Why It Is Not ⋮ Secure and efficient software masking on superscalar pipelined processors ⋮ Analyzing masked ciphers against transition and coupling effects ⋮ SILVER -- statistical independence and leakage verification ⋮ An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order ⋮ On Masked Galois-Field Multiplication for Authenticated Encryption Resistant to Side Channel Analysis ⋮ A First-Order SCA Resistant AES Without Fresh Randomness ⋮ Parallel Implementations of Masking Schemes and the Bounded Moment Leakage Model ⋮ Lightweight authenticated encryption mode suitable for threshold implementation
This page was built for publication: Masking AES with \(d+1\) shares in hardware
